Please use this identifier to cite or link to this item: http://148.72.244.84/xmlui/handle/xmlui/2978
Title: Design of Hamming Code For 64 Bit Single Error Detection and Correction Using VHDL
Authors: Adham Hadi Saleh
Keywords: Hamming Code
Error Correction
Error Detection
Even Parity
Check Method
Redundancy Bits
VHDL Language
Xilinx ISE 10.1 Simulator
Issue Date: 2015
Publisher: University of Diyala – College of Engineering
Citation: https://djes.info/index.php/djes
Abstract: Hamming code is an efficient error detection and correction technique which can be used to detect single and burst errors, and correct errors. In communication system information data transferred from source to destination by channel, which may be corrupted due to a noise. So to find original information we use Hamming code. In this paper, we have described how we can generate 7 redundancy bit for 64 bit information data. These redundancy bits are to be interspersed at the bit positions (n = 1, 2, 4, 8, 16, 32 and 64) of the original data bits, so to transmit 64 bit information data we need 7 redundancy bit generated by even parity check method to make 71 bit data string. At the destination receiver point, we receive 71 bit data, this receives data may be corrupted due to noise. In Hamming technique the receiver will decided if data have an error or not, so if it detected the error it will find the position of the error bit and corrects it. This paper presents the design of the transmitter and the receiver with Hamming code redundancy technique using VHDL. The Xilinx ISE 10.1 Simulator was used for simulating VHDL code for both the transmitter and receiver sides.
URI: http://148.72.244.84:8080/xmlui/handle/xmlui/2978
ISSN: 1999-8716
Appears in Collections:مجلة ديالى للعلوم الهندسية / Diyala Journal of Engineering Sciences (DJES)

Files in This Item:
File Description SizeFormat 
297-2.docx2.32 MBMicrosoft Word XMLView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.